• Designed a simulator for an out-of-order superscalar processor based on Tomasulo’s algorithm. • Integrated the Instruction Cache with the dynamic instruction scheduler to model the fetch from the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback