A complete DSP-to-RTL hardware design project for a low-pass FIR filter. The repository includes MATLAB/Python coefficient generation, fixed-point quantization, Verilog RTL, testbench files, synthesis ...