=== Design Summary === Module: ring4bd Ports: input mode : input clock : input reset : output count : [3:0] Instantiates: ring4bd Module: ring4bd_test Ports ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback