This repository contains an OpenRISC 1000 compliant processor IP core. It is written in Verilog HDL. This repository only contains the IP source code and some documentation. For a verification ...

This is a port of Linux to the OpenRISC class of microprocessors; the initial target architecture, specifically, is the 32-bit OpenRISC 1000 family (or1k). For information about OpenRISC processors ...

RISC-V is an acronym for Reduced Instruction Set Computer - Version 5. It is a modular and extensible ISA that defines the basic operations of a processor, such as arithmetic, logic, memory access, ...

The OpenRISC 1200 may be slow, but the technology involved in it is accessible to all, writes Danny O'Brien The OpenRISC 1200 may be slow, but the technology involved in it is accessible to all, ...

remove-circle Internet Archive's in-browser bookreader "theater" requires JavaScript to be enabled. It appears your browser does not have it turned on. Please see ...

Abstract: This paper presents the design and implementation of an OpenRISC-based System-on-Chip (SoC), which is composed of hardware cores implementing the Digital Signal Processing (DSP) functions: ...

It feels pretty good when a multi billion dollar company uses your own design to show off how to do something. I just found this timing constraints guide from Xilinx for their latest version of Vivado ...