This project demonstrates hardware/software co-simulation between a SystemVerilog testbench, a C++ DPI layer, and a Python reference model. The goal is to verify a hardware AES-128 ECB encryption core ...