This project demonstrates the complete RTL-to-GDSII physical design flow for a 4-bit synchronous counter implemented using Verilog and Cadence EDA tools. The design was synthesized, physically ...